

KB9003 Product Brief

PCIe 5.0 32 GT/s and CXL™ 2.0 retimer, x16 bidirectional lanes

Product overview




Fig. 1: Block diagram

- A 16-lane bidirectional PCIe® 5.0 protocol-aware retimer that supports data rates up to 32 GT/s.
- CXL™ 2.0 compatible.
- Backwards compatible with PCIe 4.x/3.x/2.x/1.x.
- Dynamically compensates channel loss up to 36 dB. This allows designers to increase the PCIe trace length between a root complex and an endpoint while maintaining signal integrity to conform to the PCI-SIG specification.
- Supports CXL Retiming Mode, a common clock mode with different packet sizes and low latency datapath mode or low-latency applications.
- Supports an integrated microcontroller for debug and firmware upgrades.
- Integrated microcontroller and SHA256 accelerator enabling secure boot at the platform to prevent attackers from altering the sideband boot configuration stored in an external SPI flash or EEPROM.

Features

- PCIe 5.0 support:
 - Supports 2.5, 5, 8, 16, and 32 GT/s
 - Retiming Mode: Up to MAX packet size (4096 B)
 - Common clock with or without spread-spectrum clocking (SSC) and separate reference clocks with no spread-spectrum (SRNS) clocking modes
 - Ultra-low latency cut-through mode
 - Lane bifurcation support for x16, x8, x4 and x2
- CXL 2.0 support:
 - Supports sync header bypass
 - Enhanced LTSSM to handshake with CXL command
 - Drift Buffer Mode (low latency bypass)
- Extended system reach: RX: Up to 36 dB @ 16 GHz Nyquist using adaptive equalization
- Ultra-low latency:
 - CXL 2.0: 11 ns TYP
 - PCIe 5.0 (Bypass Mode): 11 ns TYP
 - Power Saving Mode: 1.2V/1.5V (VDD_PWR12)
- Multiple control interface:
 - SMBus target or I2C target (BMC connection)
 - EEPROM controller
 - SPI controller (SPI flash)
 - GPIO strapping pins for lane bifurcation configuration
- JTAG: support for JTAG 1149.1 and 1149.6
- Flexible clock modes:
 - Integrated Clock Forward Mode buffer
 - PCIe REFCLK and REFCLK_OUT (100 MHz)
 - Common clock with or without SSC
- Secure platform boot support:
 - OTP for public key (RSA-2048) storage
 - Integrated SHA256 accelerator
 - Integrated microcontroller
- Integrated debug and error reporting features:
 - Integrated EyeScope
 - Integrated BER monitors
 - Integrated logic analyzer
 - Multiple loopback modes with pseudorandom binary sequence (PRBS) pattern generation
- Power supply:
 - VDD_PWR1: 1.8V
 - VDD_PWR12:
 - * 1.8V (Regular Mode), or
 - * 1.2V/1.5V (Power Saving Mode)
 - VDD_PWR2: 0.9V
- Integrated AC coupling capacitors on the A Channel transmitters and B Channel receivers
- Package options: 8.9 x 22.8 mm 354-ball BGA package
- Support for hot-plug and unplug configuration
- EQ bypass: No EQ Needed Mode

Applications

- Servers, workstations and desktops
- Hyperscalers and data centers
- AI accelerator modules
- 5G infrastructure equipment
- CXL storage and memory
- PCIe storage
- PCIe riser cards, midplanes and backplanes

Device and ordering options

Table 1: Device and ordering options

Ordering code	Package	Delivery form	Quantity
KB9003-AR	BGA 8.9 mm x 22.8 mm 354-ball	Tape & Reel	1000
KB9003-AD	BGA 8.9 mm x 22.8 mm 354-ball	Tray	110

For ordering information, contact sales@kandou.com.

All product names, logos, and brands are property of their respective owners. Visit Kandou.com for more information. This content was generated as release 20.

Document: KA-009565-PB



Approved version: 20

Title: KB9003 Product Brief

Approved By:

Chip Architect Lead - Peter Korger Fri Nov 29 11:18:49 GMT 2024

15DG/ge7oG+Y6JKFqf3rEXL6L5g

PM - Ian Kuo

Mon Dec 2 08:15:53 GMT 2024

Z9asTpBPJw/AJ6fp6zSSKkmAVp0